

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: George E.Harris, et al.

Art Unit: 2138

Serial No.: 10/635,348

Examiner: Steven D. Radosevich

Filed: 08/06/03

Docket: TI-35894

For: CAM TEST STRUCTURES AND METHODS THEREFOR

APPELLANTS' BRIEF UNDER 37 C.F.R. §1.192

Commissioner of Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Dear Commissioner:

The following Appeal Brief is respectfully submitted in connection with the above-identified application in response to the Final Rejection mailed July 14, 2006. Please charge all required fees, including any extension of time fees, to the deposit account of Texas Instruments Incorporated, Deposit Account No. 20-0668.

REAL PARTY IN INTEREST

The real party in interest is Texas Instruments Incorporated, to whom this application is assigned.

RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences known to the Applicant's legal representative.

STATUS OF THE CLAIMS

Claims 1-15 are the subject of this appeal. Claims 1-15 are rejected. Claims 16-22 are withdrawn from consideration. This application was filed on August 6, 2003.

STATUS OF THE AMENDMENTS

The Appellants filed an amendment under 37 C.F.R. § 1.116 on September 26, 2006 in response to the Office Action dated July 14, 2006, with no amendments to the claims.

SUMMARY OF CLAIMED SUBJECT MATTER

Specification page 9, line 5 to page 21, line 19, provides a concise explanation of the invention defined in the claims.

Referring generally to CAMs, a typical CAM is similar in many ways to a Static Random Access Memory (SRAM), with the addition of a search function. During a search, data is provided to the memory through inputs, which is then compared with the data in each address of the entire memory array (or a sub-set) which will result in a "Match" ("Hit") for those words (individual memory entries) whose stored data is bit-wise equal to the incoming data and a "Mismatch" ("Miss") for those words whose stored data differs by at least one bit from the incoming data. The results are placed onto the match lines. One match line exists for each word.

If there is more than one matching entry, a priority encoder can be provided to sort out which matching memory location has the top priority and to make the address of the matching memory location available to a user.

Referring now to the drawings, FIG. 1 is a block diagram illustrating a CAM device 100 according to one embodiment of the present invention. Some features of the figures are believed to be relatively self-evident, but the features which may not immediately be apparent are worthy of description.

The CAM device 100 includes interconnected components such as a memory array 102 and a dummy read row 104. The dummy read row 104 is coupled to sense amplifiers 124 for outputting data via DATA OUTPUTS.

Further, a dummy read column 106 is coupled to the memory array 102. The dummy read column 106 is coupled to a dummy match column 112 through the match

lines. The dummy match column 112 is coupled to a dummy timing circuit 114, which is coupled to a dummy match control circuit 116.

The dummy timing circuit 114 is further coupled to a dummy matching row 108 via a dummy match line, and to a priority encoder PE via a priority encoder control unit PEC. The priority encoder PE is coupled to the memory array 102 through match latches 120, a word line driver 122, and the match lines. Further, word lines couple the word line driver 122 and the memory array 102. The dummy match row 108 is also coupled to the memory array 102.

In addition, the dummy match control circuit 116 is coupled to a data input block 118 for receiving "DATA IN", which is coupled to a control block CB. The control block CB has CONTROL and CLOCK inputs, and is further coupled to the match latches 120.

FIG. 2 illustrates the memory array 202 in more detail. The memory array 202 contains several memory cells 210. Each memory cell 210 contains several transistors and performs traditional read and write functions. The memory cell 210 performs the same functions as a common single-port memory device.

Additionally, the memory cell 210 also performs as a CAM when connected to the other CAM memory cells of the memory array 202, as shown in FIG. 2. FIG. 3 shows the memory cell 310 in detail. The BIT and BITB inputs to the memory cell 310 are normally HIGH when not "reading" or "writing". If the memory cell 310 has a "one" stored in it, the "BT" node will be at a logic HIGH and the "BC" node will be at a logic LOW. If the memory cell 310 has a "zero" stored in it, the "BT" node will be at a logic LOW and the "BC" node will be at a logic HIGH.

When a CAM search operation is done for a logic "one", the BITB bitline will pull to a LOW state. If the search is done for a logic "zero", the BIT bitline will pull LOW. The CAM cell 310 does a "compare" such that-- if BIT and BC are at a logic LOW, or if

BITB and BT are at a logic LOW state, the match line will pull to a logic HIGH, indicating a mismatch between the bitlines and the value stored in the memory cell 310. The memory array 102, 202 is constructed such that a word has all of the match lines for that word common, so that a mismatch on any bit of the word will cause the match line to switch to a logic HIGH state. If all of the bits for the word match their respective bitlines, the match line will remain LOW, indicating that the word in the memory cell 210, 310 matches the word on the data input.

FIG. 4A shows a dummy read row 404 containing memory cell dummy read row cells 404A. FIG. 4B schematically shows the memory cell dummy read row cell 404A. The memory cell dummy read row cell 404A is a timing matching circuit that is designed to match the timing characteristics of the wordline (wl) signal in the memory cell 310. The memory cell dummy read row cell 404A is constructed such that two n-channel gates N6, N7 are connected to the wordline WL to match the layout parasitics of the n-channel gates N8, N9 on the wordline WL for the memory cell 310 in the memory array 102, 202.

FIG. 5 illustrates a dummy read column 506 having two cells (memory cell dummy read column read cell 506R, memory cell dummy read column load cell 506L), which along with the dummy read row 404 are designed to match the timing of the memory “read”, so that the read time of the memory cell 210 can be approximated. The read cell 506R circuit is designed to behave as a “memory read” to set the read timing, and the load cell 506L is designed to produce a behavior similar to the memory cell bitline parasitics, as shown in FIGS. 6A-6B. Accordingly, FIG. 6A schematically shows the dummy read column read cell 606R, while FIG. 6B shows the dummy read column load cell 606L.

FIG. 7A illustrates a dummy match row 708 containing memory cell dummy match row cells 708A. FIG. 7B shows the memory cell dummy match row cell 708A in detail. The dummy match row 708 is designed to match the layout parasitics of the “Match lines” of the memory cell 210, 310 of the memory array 102, 202. The “match

line” has two p-channels P6, P7 connected to it, similar to P8, P9 of the memory cell 310 of the memory array 102, 202. The memory cell dummy match row 708A cell is constructed such that the p-channel will not pull the “match line” to a logic HIGH state.

FIG. 8A shows a dummy match column 812 containing memory cell dummy match column cells 812A, according to one embodiment of the present invention. FIG. 8B shows the memory cell dummy match column cell 812A in detail. The dummy match column 812 is designed to match the bitline loading of the memory cell 210 of the memory array 102 during a search. It is constructed such that the node BC1 is at a logic HIGH and the node BT1 will always be at a logic LOW. If BIT is pulled LOW during a search, the match line will pull to a logic HIGH indicating a “miss”. If BITB is at a logic LOW, the match line will stay LOW, indicating a “hit”.

During a normal search, the dummy match column 812 does not pull the match line to a logic HIGH state. One of the test modes, which will be discussed later, includes a mode where every cell of the dummy match column 812 generates logic HIGH levels on the match lines.

FIG. 9 illustrates a dummy timing circuit 914 according to an embodiment of the present invention. The dummy timing circuit 914 is designed to generate a “miss” on its match line anytime a search is performed. This is done so that the match line signal matches the timing of the match signals of the memory cell 210, 310 of the memory array 102, 202. In the memory array 102, 202, the match line will pull HIGH, if there is at least one bit in the memory word that is different than the data input word. The match line of the memory array 102, 202 will transition faster if more than one bit is different than the data input, and it is slowest if there is only one bit different than the data word.

The dummy timing circuit 914 is designed so as to match the case where there is only one bit different present. The dummy timing match signal on the “dummy match line” triggers the priority encoder PE to latch the results of the CAM search. If the timing signal is faster than the memory, the priority encoder PE will fail.

FIG. 10 schematically shows a dummy match control circuit 1016. The corresponding logic states are listed in Table 1, shown below. The dummy match control circuit 1016 serves at least two purposes. In the normal search mode, with the “MATCH” input at a logic HIGH and “SRCH” input at a logic LOW, the dummy match control circuit 1016 generates a LOW transition on the “BITB” signal. The “BIT” signal remains HIGH. This transition is designed so as to match the timing of the bitline transitions of the memory cells 210 of the memory array 102. In this mode, the dummy timing circuit 114, 914 causes the “dummy match line” to transit to a HIGH state, but the other cells of the dummy match column 112 do not trigger their “match lines” to switch to a HIGH state.

In the test mode, where the “MATCH” input signal is a logic HIGH and “SRCH” is a logic LOW, the dummy match control circuit 1016 generates a LOW transition on the “BIT” signal. The “BITB” signal remains HIGH. In this (test) mode, the dummy timing circuit 114, 914 causes the “dummy match line” to transit to a HIGH state. Further, the other cells in the dummy match column 112, 812 also cause their match lines to transit to a logic HIGH state.

Table 1

SRCH	MATCH	BIT	BITB	MODE
0	0	L	H	Test
0	1	H	L	Normal
1	0	Z	Z	
1	1	Z	Z	

Modes of Operation:

Normal Mode: In the normal search mode, the “SRCH” input is a logic LOW, and the “MATCH” input is a logic HIGH in the dummy match control circuit 1016. The “MATCH” input is supplied externally, and the “CLOCK” and “SRCH” signals are generated by the CAM’s control block CB. The “CLOCK” signal is HIGH during a search function. During a normal search, the “SRCH1” node will be a logic HIGH, “MATCH1” will be a logic LOW, and “MATCH2” will be a logic HIGH. When the “CLOCK” input transitions to a logic HIGH, the “N5” signal will transition to a logic LOW, thereby causing the signal “N3” to transition to a logic LOW and “N4” to transition to a logic HIGH state. This causes BITB to transition to a logic LOW. The signal “N4” is at a logic HIGH.

Therefore, the signal “N1” is a logic HIGH and “N2” is a logic LOW, which causes “BIT” to remain at a logic HIGH state. The “BIT” and “BITB” signals are connected to the dummy match column 112. In this mode, when “BITB” transitions to a logic LOW, with “BIT” at a logic HIGH, the dummy timing circuit 114, 914 generates a HIGH transition on its “dummy match line”. This signal is passed to the dummy match row 108, 708, which further passes it to the priority encoder control unit PEC to trigger the priority encoder PE. The remaining cells in the dummy match column 112 do not cause their match lines to transition to a HIGH.

When a normal search is performed, in MODE 1, the value on DATA IN is presented to the memory array 102 via the memory cell bitlines BIT and BITB, and is compared with the value in the memory cells 210, 310. If a word matches the value on the bitline, the match line for that word will remain LOW, indicating a match. Otherwise, the match line will transition to a HIGH, indicating a “miss”. This transition is designed to have the same speed as the signal generated by the dummy timing circuit 114 that triggers the priority encoder PE.

In the memory array 102, the match signal for each word during a SEARCH is dependent on the number of bits that the particular word differs from that of DATA IN. A word that differs from the search word on DATA IN by one bit will be slower than a word

that differs by two bits, and the two-bit difference word will be slower than a three-bit difference word, and so on.

When a normal search is performed, in MODE 2, the “SRCH” input is LOW and “MATCH” is HIGH. In addition, the mask inputs are set to HIGH such that the memory array 102 is not searched. In this mode, the mask inputs disable the bitlines in the memory array 102, 202, thereby causing them to remain HIGH during the search. This causes the memory array 102, 202 to generate all hits. Thus, the memory match lines are not pulled to a HIGH state by the memory.

The dummy match control circuit 116, 1016 will generate a HIGH on the BIT signal and a LOW on the BITB signal. These signals connect with the dummy timing circuit 114, 914, which causes a HIGH transition on the “dummy match line” so as to trigger the priority encoder PE. Additionally, the BIT and BITB signals connect to the dummy match column 112 and do not generate HIGH transitions in any of the memory cell dummy match column cells 812A. Because these match signals are common to the match lines of the memory array 102, the match lines going from the memory array 102 to the priority encoder PE will remain LOW.

Consequently, the priority encoder PE will get a match on every memory word. This test is a test designed for a complete match on the memory array 102 without using the memory array 102. The memory does not need initialization, thereby reducing the required test time.

Search Test/Memory Bypass Mode: In the Search Test/Memory Bypass mode, MODE 3, the “SRCH” input is LOW and “MATCH” is LOW. In addition, the mask inputs are set to HIGH so that the memory array 102 is not searched. In this mode, the mask inputs disable the bitlines in the memory array 102, which causes them to remain HIGH during the search. This causes the memory array 102 to generate all hits, and the memory “match lines” will not be pulled to a HIGH state by the memory.

The dummy match control circuit 116 will generate a LOW on the BIT signal and a HIGH on the BITB signal. These signals connect to the dummy timing circuit 114, which causes a HIGH transition on its “dummy match line” to trigger the priority encoder PE. Additionally, the BIT and BITB signals connect to the dummy match column 112, and generate HIGH transitions in all of the memory cell dummy match column circuits 812A. Since the match signals are common to the match lines of the memory array 102, the match lines going from the memory array 102 to the priority encoder PE will transition to a logic HIGH.

Therefore, the result is that the priority encoder PE will get a miss on every memory word, and since only the memory cell dummy match column circuits 812A caused the transition, the speed of the transition will be the worst-case speed path, which is a single-bit miss. This test is a test for a complete miss on the memory array 102-- without using the memory array 102. The memory does not need initialization, thereby reducing the test time required.

GROUND OF REJECTION TO BE REVIEWED ON APPEAL

Rejection under 35 USC § 103(a) as being unpatentable over U.S. Patent No. 6,691,252 and U.S. Patent No. 4,680,760.

ARGUMENT

Rejection under 35 USC § 103(a) over U.S. Patent No. 6,691,252 and U.S. Patent No. 4,680,760.

Claims 1-15

Claims 1 and 15 include "... a dummy match row unit ... configured to match layout parasitics of match lines of the memory cells ...". U.S. Patent No. 6,691,252 and U.S. Patent No. 4,680,760 do not show, teach, or suggest the above limitations of claims 1 and 15. U.S. Patent No. 6,691,252 and U.S. Patent No. 4,680,760 do not teach matching the layout parasitics of match lines of the memory cells with the dummy unit. U.S. Patent No. 6,691,252 and U.S. Patent No. 4,680,760 do not teach matching the layout parasitics.

CONCLUSION

For the foregoing reasons, Appellants respectfully submit that the Examiner's final rejection of Claims 1-15 is improper, and it is respectfully requested that the Board of Patent Appeals and Interferences so find and reverse the Examiner's rejection.

Please charge any fees necessary in connection with the filing of this paper, including any necessary extension of time fees, to Deposit Account No. 20-0668 of Texas Instruments Incorporated.

Respectfully submitted,

/Alan K. Stewart/
Alan K. Stewart
Registration No. 35,373
Attorney for Appellants

Texas Instruments, Incorporated
P. O. Box 655474 - M/S 3999
Patent Department
Dallas, Texas 75265
972/917-5466

CLAIMS APPENDIX

1. An electronic memory test structure for testing a CAM having a memory array containing memory cells, the electronic test structure comprising:

a dummy match row unit coupled to the memory array and configured to match layout parasitics of match lines of the memory cells;

a dummy match column having dummy match cells coupled to the memory array through the match lines, said dummy match column being configured so as to match bitline loading of the memory cells during a search;

a dummy timing circuit coupled to the dummy match column and to the dummy match row, said dummy timing circuit being configured to always generate a miss on a dummy match line during the search; and

a dummy match control circuit coupled to the dummy timing circuit.

2. The electronic memory test structure according to claim 1, wherein the dummy match column is configured so as not to pull the match lines to a logic high state during a normal search mode.

3. The electronic memory test structure according to claim 1, wherein the dummy match control circuit causes a transition so as to match the timing of bitline transitions of the memory cells.

4. The electronic memory test structure according to claim 1, wherein the dummy timing circuit always generates a miss on the dummy match line by causing the dummy match line to transit to a high state.

5. The electronic memory test structure according to claim 1, wherein:
the dummy match control circuit has a low search input and one of a low match state and a high match state; and
mask inputs are set to high so that the memory array is not searched.
6. The electronic memory test structure according to claim 5, further comprising:
a priority encoder coupled to the memory array through the match lines.
7. The electronic memory test structure according to claim 6, further comprising:
a priority encoder control unit coupled to the priority encoder, and to the dummy match row unit through the dummy match line.
8. The electronic memory test structure according to claim 6, wherein each cell of the dummy match column generates a logic high level on the match lines during a test mode for passing onto the memory array.
9. The electronic memory test structure according to claim 6, wherein any cell of the dummy match column does not generate a logic high level on the match lines during another test mode.
10. The electronic memory test structure according to claim 8, wherein the priority encoder receives all the generated logic high levels through the match lines.
11. The electronic memory test structure according to claim 9, wherein the match lines from the memory array to the priority encoder are at low levels.
12. The electronic memory test structure according to claim 8, wherein the test mode is all-hits mode.
13. The electronic memory test structure according to claim 9, wherein the other test mode is all-misses mode.

14. The electronic memory test structure according to claim 6, further comprising:
a dummy read row unit and a dummy read column unit coupled to the memory array for matching timing characteristics of the wordline signals of the memory array;
and
an interconnected match latch unit and wordline driver coupled between the priority encoder and memory array.
15. An integrated circuit for testing a CAM having a memory array containing memory cells, comprising:
an integrated circuit substrate having a dummy match row unit coupled to the memory array, said dummy match row unit configured to match layout parasitics of match lines of the memory cells;
a dummy match column having dummy match cells coupled to the memory array through the match lines, said dummy match column being configured so as to match bitline loading of the memory cells during a search;
a dummy timing circuit coupled to the dummy match column and to the dummy match row, said dummy timing circuit being configured to always generate a miss on a dummy match line during the search; and
a dummy match control circuit coupled to the dummy timing circuit.

EVIDENCE APPENDIX

None.

RELATED PROCEEDINGS APPENDIX

None.